英文字典中文字典


英文字典中文字典51ZiDian.com



中文字典辞典   英文字典 a   b   c   d   e   f   g   h   i   j   k   l   m   n   o   p   q   r   s   t   u   v   w   x   y   z       







请输入英文单字，中文词皆可：


请选择你想看的字典辞典：
单词字典翻译
haphazardness查看　haphazardness　在百度字典中的解释百度英翻中〔查看〕
haphazardness查看　haphazardness　在Google字典中的解释Google英翻中〔查看〕
haphazardness查看　haphazardness　在Yahoo字典中的解释Yahoo英翻中〔查看〕

安装中文字典英文字典查询工具!


中文字典英文字典工具:
选择颜色:
输入中英文单字

































































英文字典中文字典相关资料:


  • Addressing – I2C Bus
    The Industrial I2C Testing Appliance Addressing The first byte of an I2C transfer contains the slave address and the data direction The address is 7 bits long, followed by the direction bit Like all data bytes, the address is transferred with the most significant bit first
  • 10 Bit Addressing – I2C Bus
    The Industrial I2C Testing Appliance 10 Bit Addressing In order to prevent address clashes, due to the limited range of the 7 bit addresses, a new 10 bit address scheme has been introduced
  • General Call Address – I2C Bus
    The general call addresses all devices on the bus using the I2C address 0 If a device does not need the information provided, it simply does nothing Devices processing the message acknowledge this address and behave as slave receiver The master cannot detect how many devices are using the message The second byte contains a command The possible commands are described in the I2C
  • Start Byte – I2C Bus
    To reduce this waste of CPU power, an I2C transfer can be established with a slower arbitration method For this, the master transmits the start-condition, followed by the start byte (‘00000001’), a dummy acknowledge pulse and a repeated start condition
  • High Speed – I2C Bus
    The addressing scheme for high speed transfers differs from the normal addressing procedure After the start condition, a so-called master code is transmitted ‘00001XXX’, followed by a mandatory not-acknowledge bit The master code is sent in Fast- or Standard-mode (this is with at most 400bkit s) The three lowest bits are used to identify different I2C masters on the same bus – each
  • Repeated Start Condition – I2C Bus
    The I2C protocol defines a so-called repeated start condition After having sent the address byte (address and read write bit) the master may send any number of bytes followed by a stop condition
  • MultiMaster – I2C Bus
    There are I2C environments where multiple masters are driving the bus In such case each device needs to be able to cooperate with the fact that another device is currently talking and the bus is therefore busy This translates into: a) Being able to follow arbitration logic If two devices start to communicate at the same time the one writing more zeros to the bus (or the slower device) wins
  • Auto Increment – I2C Bus
    A typical communication scheme looks like this Send a start condition Send an address byte with read write bit, for instance, 0xa1 for a device with address 0x50 if we want to set the autoincrement pointer Write value of the auto increment pointer e g 0x00 Send a Repeated Start Condition because we want to read data starting at location 0 now Again send an address byte (0xa0 in our example
  • CBUS Addresses – I2C Bus
    The CBUS is a three wire bus, using a different transmission format than I2C To be able to connect CBUS receivers to an I2C bus, this special address has been reserved (‘0000001X’)
  • Different Bus Formats – I2C Bus
    The Industrial I2C Testing Appliance Different Bus Formats The address ‘0000010X’ is intended to interconnect I2C devices with devices using different protocols on the same bus Only I2C devices which are able to operate using these protocols are allowed to reply to the messages





中文字典-英文字典  2005-2009